You have a passion for modern, complex IP architectures, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. KEY RESPONSIBLITIES: Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified for PCIe CXL based IP's Develop test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases Code IP or SS level UVM based testbenches, verification components - monitors, scoreboard, checkers Build the directed and random verification tests Run regressions, debug test failures towards ensuring high design functional, performance and implementation quality PREFERRED EXPERIENCE: Experience with PCIe or CXL or NVMe or ethernet protocols is a must Proficient in IP level ASIC verification Expert in Verilog, System Verilog, Object Oriented programming Expertise in developing UVM based verification frameworks and testbenches Scripting and automation of verification processes and flows Exposure to leadership or mentorship is an asset Experience working in a team environment through the ASIC / FPGA Project lifecycle from Planning to Tape Out Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process Good Computer Architecture, systems knowledge Comfortable in python / perl and editing / maintaining scripts Strong communication skills and the ability to work independently as well as in a cross-site team environment Exposure to generative AI or simulation tools for test, testbench, assertion, test plan generation or performance optimization is a plus ACADEMIC CREDENTIALS: Bachelors or Masters degree in computer engineering/Electrical Engineering LOCATION: San Jose, CA, Candidates located in San Diego, CA; Austin, TX; or Longmont, CO may be considered for more senior-level experienced candidates.