Design Verification Engineer - Internal IP
Etched, Austin
Etched has this job in 1 other place
What you will do
- Develop and maintain UVM/SystemVerilog testbenches for high-performance IPs (compute arrays, DMAs, NoCs, memory subsystems).
- Define and execute verification plans covering functional correctness, corner cases, concurrency, and performance bottlenecks.
- Debug complex datapath and protocol issues in RTL and testbench environments.
- Work closely with architects and designers to validate functionality and design intent.
- Partner with SW, FW, and emulation teams to ensure end-to-end bring-up and debug coverage.