Jobs Ask AI Pay Companies CompareSign in

Wait…

We read every job from the company's own job board. You apply on the company site.Jobs Job types Internships New graduate jobs Companies Pay Reported pay Check an offer Add your pay Compare with LinkedIn Job sites compared Pay transparency laws API for developers Monthly report Companies we cover Make a portfolio page For companies: find people About Privacy

Lead ASIC Design Engineer

Broadcom, USA-California-San Jose-1320 Ridder Park Drive

Posted pay

$144K–$230K

a year

Location: USA-California-San Jose-1320 Ridder Park Drive
Work type: Not given
Level: Senior
Experience: 12+ years
Skills in the job text: Python
SystemVerilog
Verilog
Posted: Jun 19, 2026
Last check: 2 h ago
Job type: Hardware and robotics

Apply on the Broadcom site Sign in to save

The Broadcom site opens in a new tab.

B

Broadcom

About Broadcom: funding, hiring and pay

Check my fit

Compare your résumé with this job. See where you match, what is missing and which lines to change.

Sign in to check your fit

The role

We are seeking a hands-on Principal Digital Design Engineer to serve as the Chip Lead for our next-generation silicon projects. In this high-impact role, you will be the primary technical anchor responsible for the top-level architecture, microarchitecture, and full chip integration. You will guide a cross-disciplinary team spanning analog design, physical design, and verification, owning the design outcome end-to-end from early product definition to a successful foundry tape-out.

What you will do

Leadership & Strategic Responsibilities

Technical Ownership: Serve as the central Chip Lead, defining top-level digital architecture, partitioning hard/soft IP blocks, and owning the complete integration lifecycle.
Cross-Discipline Alignment: Act as the bridge between Logic Design, Physical Design (PD), Architecture, and Design Verification (DV) to ensure all PPA (Power, Performance, Area) targets are met.
Tape-Out Delivery: Own and drive the final tape-out sign-off checklist, coordinating across all technical teams to ensure a clean handoff to the foundry.
Mentorship & Culture: Provide technical guidance, code reviews, and architectural mentorship to mid-level and junior engineers on the team.

Technical Execution Responsibilities

RTL Design: Author, optimize, and maintain high-quality, synthesizable SystemVerilog/Verilog RTL for complex digital blocks, control logic, clocking structures, and register files (CSRs).
Timing & Constraint Ownership: Drive top-level chip timing constraints (SDC), define the Clock Domain Crossing (CDC) strategy, and establish block-level timing budgets for the PD team.
Front-End Flows: Drive logic synthesis (e.g., Design Compiler, Genus), Static Timing Analysis (STA via PrimeTime/Tempus), and run static quality checks (Lint, SpyGlass, JasperGold CDC).
IP Management: Manage the integration of custom internal analog macros, mixed-signal blocks, and third-party soft/hard IP.
Silicon Validation: Collaborate with post-silicon validation and software teams during initial chip bring-up and lab debug phases.

What you need

Education: Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
Experience: 12+ years of direct industry experience in ASIC/SoC digital design, with a proven track record of owning chip projects or serving as a design lead.
RTL Mastery: Expert-level proficiency in SystemVerilog/Verilog digital logic design and microarchitecture principles.
Tool Fluency: Deep experience with front-end EDA tools for synthesis, STA, and CDC analysis (e.g., Synopsys or Cadence tool suites).
Silicon Track Record: Must have a proven history of successful, first-pass silicon tape-outs on modern process technologies.
Communication: Outstanding documentation and verbal communication skills; this role authors the authoritative architectural and design specifications for the entire project.
Work Authorization: Must have legal authorization to work in the US.

Nice to have

Experience with mixed-signal or high-speed PHY-adjacent architectures (e.g., SerDes, PCIe, DDR, or custom interconnects).
Familiarity with DFT (Design for Test) planning, including scan insertion, ATPG planning, and boundary scan.
Proficiency in scripting (Python, Tcl, Perl) to automate and streamline front-end design flows.

Additional Job Description

Please Note

If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
If you already have a Candidate Account, please Sign-In before you apply.

Pay and benefits

The annual base salary range for this position is $143,800 - $230,000.

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Legal notes

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

Read the job posting on the Broadcom site

Similar jobs at other companies

Senior ASIC Design Engineer
Palo Alto NetworksCalifornia
- Senior
- Hybrid
- Hardware and robotics
- Visa sponsorship in the job text
$156K–$253K / yr
Posted 2 days ago
Lead RTL Design Engineer
Cerebras SystemsSunnyvale, CA
- Senior
- Onsite
- Hardware and robotics
$200K–$299K / yr
Posted Aug 7, 2026
ASIC Engineering Technical Leader (RTL Design/SOC | 8- 14 Years)
CiscoBangalore South, Karnataka, India
- Onsite
- Hardware and robotics
Pay not posted
Posted 24 days ago
EC
Lead RTL Design Engineer
Efficient ComputerSan Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX +3
- Senior
- Hardware and robotics
$200K–$275K / yr
Posted Apr 30, 2026
CM
Principal ASIC Design Engineer
Careersintl MaxlinearKA-Bangalore, IND
- Principal
- Hardware and robotics
- 2 positions
Pay not posted
Posted May 15, 2026
Senior ASIC RTL Design Engineer, AI Hardware
Cerebras SystemsSunnyvale, CA
- Senior
- Hybrid
- Hardware and robotics
$200K–$290K / yr
Posted Oct 7, 2026

Source: the Broadcom Workday careers site. We last checked this job 2 h ago. We first saw it 20 h ago. A job on a job board does not always mean that the team interviews people now.

Broadcom

Open tech jobs: 196
With posted pay: 63%
Median posted base: $122K–$195K

About Broadcom: funding, hiring and pay

Compared with similar jobs

This base pay is below the median for senior hardware and robotics jobs in the Bay Area.

Median: $200K a year
Other jobs in the group: 439

We compare the middle of each posted range. This is base pay as posted. The group does not include this job.