Intel, India, Bangalore
We are looking for a highly motivated Senior Physical Design Signoff Automation Engineer to develop and deploy signoff methodologies and automation solutions for advanced CPU and SoC designs. The candidate will work closely with Physical Design, Timing, Power, Reliability, and CAD teams to improve signoff quality, productivity, and turnaround time.
The ideal candidate possesses deep expertise in Parasitic Extraction, Static Timing Analysis (STA), Electrical Rule Checking (ERC), and Power Integrity signoff, along with strong programming and automation skills.
Develop and enhance automation solutions for Physical Design signoff flows, including: RC Extraction Static Timing Analysis (STA) Electrical Rule Checking (ERC) Power Integrity (IR Drop/EM) Signal Integrity (SI) Create scalable automation frameworks to reduce signoff turnaround time and improve engineering productivity. Develop scripts and tools to automate signoff checks, debugging, reporting, and data analysis. Analyze and resolve timing, extraction, ERC, and power signoff issues in collaboration with design teams.
Drive methodology improvements to improve signoff convergence, quality, and correlation across implementation stages. Partner with EDA vendors and internal CAD teams to evaluate and deploy new signoff capabilities. Build dashboards and reporting infrastructure to monitor signoff health and project readiness.
M.Tech/M.S. in Electrical Engineering, VLSI, Computer Engineering, or related field. 8+ years of industry experience in Physical Design, Signoff, CAD, or Design Automation.
Python Tcl Shell scripting
Experience working on advanced process technologies (3nm, 2nm, Intel 18A/14A, or equivalent). Understanding of AOCV/POCV and variation-aware timing methodologies. Familiarity with power delivery networks, EM analysis, and reliability signoff. Experience in Machine-learning methods and Agentic AI systems to solve CAD problems Exposure to CPU core, high-performance compute, or large SoC designs. Experience with distributed computing environments and large-scale signoff infrastructure.
Experienced Hire
Shift 1 (India)
India, Bangalore
Position of Trust N/A
Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Careersintl MaxlinearKA-Bangalore, IND
Pay not posted
Posted Apr 27, 2026
AppleSunnyvale, California +1
Pay not posted
Posted Oct 5, 2026
checked 8 days agoNVIDIAIsrael, Tel Aviv
Pay not posted
Posted 13 days ago
checked 5 days agoQualcommBengaluru, Karnataka, India
Pay not posted
Posted 12 days ago
checked 4 days agoMetaBengaluru, Karnataka, India
Pay not posted
Posted 19 days ago
checked 4 days agoNVIDIAIsrael, Tel Aviv +1
Pay not posted
Posted 26 days ago
checked 5 days agoSource: the Intel Workday careers site. We last checked this job 32 h ago. We first saw it 4 days ago. A job on a job board does not always mean that the team interviews people now.
No one has reported an interview at Intel yet. Did you interview there? Add the questions.
See total pay at Intel on Levels.fyiBase, stock and bonus, as employees report it.