Jobs Ask AI Pay Companies CompareSign in

Wait…

We read every job from the company's own job board. You apply on the company site.Jobs Job types Internships New graduate jobs Companies Pay Reported pay Check an offer Add your pay Compare with LinkedIn Job sites compared Pay transparency laws API for developers Monthly report Companies we cover Make a portfolio page For companies: find people About Privacy

Principal Emulation Engineer

Astera Labs, San Jose, California +1

Posted pay

$207K–$230K

a year

Location: San Jose, California +1
Work type: Not given
Level: Principal
Experience: 8+ years
Skills in the job text: Python
C
FPGA
SystemVerilog
Posted: Sep 9, 2026
Last check: 9 h ago
Job type: Software engineering

Apply on the Astera Labs site Sign in to save

The Astera Labs site opens in a new tab.

AL

Astera Labs

About Astera Labs: funding, hiring and pay

Check my fit

Compare your résumé with this job. See where you match, what is missing and which lines to change.

Sign in to check your fit

The role

As a Principal Emulation Engineer, you will build and operate emulation environments that let verification teams stress-test complex ASICs before silicon. You’ll partner closely with design, verification, firmware, and systems engineers to model hardware-software interactions, exercise high-speed protocols, and isolate issues across RTL, transactors, test environments, and code. Your hands-on leadership will turn difficult debug problems into actionable fixes and improve confidence in each product milestone.

Astera Labs is accelerating the infrastructure behind AI by delivering purpose-built connectivity solutions for rack-scale systems. In this role, you’ll help validate the switching, PCIe, Ethernet, memory, and storage interfaces that connect the compute fabric—enabling faster bring-up, stronger interoperability, and more reliable platforms as the company scales.

What you will do

Emulation and Prototyping
Architect, build, and maintain emulation environments for complex ASICs and SoCs.
Integrate RTL, transactors, protocol models, software, and test infrastructure to enable meaningful hardware-software co-simulation.
Enable verification teams to stress-test designs with scalable, repeatable emulation workflows.
Develop reusable models, utilities, and debug methodologies that accelerate pre-silicon validation.
Protocol and SoC Verification
Verify hardware-software interfaces and system behaviors in partnership with logic designers, firmware engineers, and verification teams.
Exercise and debug PCI Express Gen 3 and above, Ethernet, DDR, NVMe, SPI, I2C/I3C, and similar interfaces.
Analyze protocol behavior, functional coverage, performance, and corner cases across complex server, storage, and networking systems.
Translate system requirements into practical emulation scenarios, tests, checkers, and measurable verification goals.
Debug and Technical Leadership
Debug design, environment, transactor, software, and test-code issues across the emulation stack.
Identify software and hardware co-simulation limitations and apply effective isolation and debug techniques.
Partner with cross-functional teams to prioritize a dynamic workload, resolve issues quickly, and drive risks to closure.
Provide technical leadership, communicate clearly, and operate effectively with minimal guidance and supervision.

What you need

Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
8–12 years of experience supporting or developing complex SoC or silicon products for server, storage, or networking applications.
Experience working with logic designers to architect, specify, and verify hardware-software interfaces on complex SoCs.
Working knowledge of PCI Express Gen 3 or later, CXL, UALink, Ethernet, DDR, NVMe, SPI, I2C/I3C, or similar communication protocols.
High proficiency in SystemVerilog and hardware verification environments.
Experience understanding software and hardware co-simulation limitations and applying effective debug methods.
Programming and scripting experience in Python, Perl, C, or similar languages.
Professional, entrepreneurial, and open-minded approach with a can-do attitude, strong prioritization skills, and a customer-focused mindset.
Authorized to work in the United States and available to start immediately.

Nice to have

Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
Hands-on experience with Palladium, Zebu, Veloce, HAPS, FPGA prototyping, or similar emulation and prototyping technologies.
Experience developing models for emulation and prototyping and working in non-UVM verification environments.
Experience building protocol transactors, behavioral models, software drivers, or system-level validation infrastructure.
Based in the San Jose area or open to relocation; comfortable working fully in person.

Salary range is $207,000 to $230,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

About Astera Labs

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity.

The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Principal Emulation Engineer – San Jose, CA

Role Overview

Read the job posting on the Astera Labs site

Similar jobs at other companies

AL
Emulation Engineering Intern
Astera Labs Early Career - North America 2027San Jose, CA +1
- Intern
- Software engineering
$35–$55 / hr
Posted Sep 8, 2026
AL
Platform Applications Engineer Intern (8-month Co-Op)
Astera Labs Early CareerVancouver, Canada +1
- Intern
- Infra, platform & SRE
Pay not posted
Posted May 8, 2025
AL
Design Engineering Intern (CCE2)
Astera Labs Early Career - North America 2027San Jose, CA +1
- Intern
- Software engineering
$35–$55 / hr
Posted Sep 7, 2026
AL
AMS Digital Design Engineer NCG
Astera Labs Early Career - North America 2027San Jose, CA +1
- Hardware and robotics
Pay not posted
Posted 28 days ago
AL
Design Verification Engineer Intern
Astera Labs Early Career - North America 2027San Jose, CA +1
- Intern
- Hardware and robotics
$35–$55 / hr
Posted Sep 4, 2026
AL
Design Architecture Engineer Intern
Astera Labs Early Career - North America 2027San Jose, CA +1
- Intern
- Software engineering
$35–$55 / hr
Posted Sep 8, 2026

Source: the Astera Labs Greenhouse job board. We last checked this job 9 h ago. We first saw it 4 days ago. A job on a job board does not always mean that the team interviews people now. We found this job board in a public list. We did not yet compare it with the careers page of the company.

Astera Labs

Open tech jobs: 106
With posted pay: 58%
Median posted base: $185K–$240K

About Astera Labs: funding, hiring and pay

Compared with similar jobs

This base pay is below the median for principal software engineering jobs in the Bay Area.

Median: $280K a year
Other jobs in the group: 223

We compare the middle of each posted range. This is base pay as posted. The group does not include this job.